Part Number Hot Search : 
KTC3770U 8050D 5900D 37300 B511S2T 1N4753 200102FS MTP1N50E
Product Description
Full Text Search
 

To Download KT0932M Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  kt0 932m monolithic dial - tuned am/ fm receiver radio - on - a - chip? kt09 3 2 m system diagram ? description the kt0932 m is kt micro s latest generation of proprietary fully integrated am/fm receiver chip supporting mechanical tuning without mcu. the new featur es include improved tuning feel, new tuning light signal, improved emi/emc, improved fm flatness of sensitivity . thanks to its advanced architecture , kt0932 m offers an excellent user listening experience with high sensi tivity, high signal - to - noise ratio, low distortion and low sensitivity to interference. kt0932 m provides direct and simple interface to support mechanical tuning. a pre - programmed low cost eeprom can be used to configure the radio settings to differentiate product designs and accommodate standards in various regions. no external mcu is required. thanks to its high integration level and efficient user interface design, kt0932 m lowers the system cost, simplifies des ign and improves product relia bility and manufacturability. kt0932 m can operate with two aaa batterie s, making it ideal for low - power portable radio. beijing kt micro , ltd . beiwu new technology park, building #4, 23 beiwucun road, haidian district, beijing, china . tel: +86 - 10 - 88891955 http:// www.ktmicro.com .cn fax: +86 - 10 - 88891977 copyright ? 20 13 , beijing kt micro, ltd . ? features singl e - chip am/fm radio solution built - in mcu support analog mechanical tuning worldwide fm/am band support maximum two fm bands with configurable frequency range within 32mhz - 1 10 mhz maximum two am bands with configurable frequency range within 500 khz - 17 5 0 khz high sensitivity 1.6uvemf for fm 16uvemf for am high fidelity snr (fm/am): 58db/55db(without weighting filter) thd: 0.3% low supply current 28ma (operating) integrated tuning indicator programmable sensitivity and hysteresis threshold low supply voltage 2. 1 v to 3.6v, can be supplied with 2 aaa batteries integrated low power crystal oscillator s upport 32.768 khz and 38 khz crystal arbitrary reference clock supported f rom 30khz to 40mhz with 1hz step small form factor ssop 16 l package rohs compliant ? applications desktop and p ort able radio, clock radio, mp3 speaker , campus radio and other applications with mechanical tuning. rev. 1 . 0 information furnished by kt micro is believed to be accurate and reliable. however, no responsibility is assumed by kt micro for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of beijing kt micro, ltd . f m a g c v c o a d c a d c l o s y n t e h s i z e r f m l n a f m m i x e r d i g i t a l s i g n a l p r o c e s s o r d a c c l a s s a b f m i n p a o u t a m a g c a m l n a a m i n p v c o a m m i x e r x t a l s y s p l l m c u c o n t r o l i n t e r f a c e a m i n n
copyright ? 20 13 , beijing kt micro, ltd . 2 kt0 932m table of content ? features ................................ ................................ ................................ ................................ ................... 1 ? applications ................................ ................................ ................................ ................................ ............. 1 rev. 0.1 ................................ ................................ ................................ ................................ ........................... 1 ? description ................................ ................................ ................................ ................................ .............. 1 1. electrical specification ................................ ................................ ................................ ............................ 4 2. typical performance characteristics ................................ ................................ ................................ ........ 6 2.1. fm characteristics ................................ ................................ ................................ ............................. 6 2.2. am characteristics ................................ ................................ ................................ ............................ 7 3. pin list ................................ ................................ ................................ ................................ .................... 8 4. function description ................................ ................................ ................................ ............................... 9 4.1. overview ................................ ................................ ................................ ................................ ............. 9 4.2. fm receiver ................................ ................................ ................................ ................................ ........ 9 4.3. am receiver ................................ ................................ ................................ ................................ ....... 9 4.4. operation bands ................................ ................................ ................................ ................................ . 9 4.5. crystal and reference clock ................................ ................................ ................................ .............. 9 4.6. dial mode for channel control ................................ ................................ ................................ ...... 10 4.7. chip configuration ................................ ................................ ................................ .......................... 12 4.8. register bank ................................ ................................ ................................ ................................ ... 13 4.8.1. pllcfg0 (address 0x0004) ................................ ................................ ................................ ....... 13 4.8.2. pllcfg1 (address 0x0005) ................................ ................................ ................................ ....... 13 4.8.3. pllcfg2 (address 0x0006) ................................ ................................ ................................ ....... 13 4.8.4. pllcfg3 (address 0x0007) ................................ ................................ ................................ ....... 13 4.8.5. sysclk_cfg0 (address 0x0008) ................................ ................................ ............................. 13 4.8.6. sysclk_cfg1 (address 0x0009) ................................ ................................ ............................. 13 4.8.7. sysclk_cfg2 (address 0x000a) ................................ ................................ .............................. 13 4.8.8. xtalcfg (address 0x000d) ................................ ................................ ................................ ...... 13 4.8.9. rxcfg1 (address 0x000f) ................................ ................................ ................................ .......... 14 4.8.10. bandcfg0 (address 0x0016) ................................ ................................ ................................ ... 14 4.8.11. bandcfg2 (address 0x0018) ................................ ................................ ................................ ... 14 4.8.12. soundcfg (address 0x0028) ................................ ................................ ................................ ... 15 4.8.13. dspcfg0 (address 0x002a) ................................ ................................ ................................ ....... 15 4.8.14. dspcfg1 (address 0x002b) ................................ ................................ ................................ ....... 15 4.8.15. dspcfg6 (address 0x0030) ................................ ................................ ................................ ....... 15 4.8.16. anacfg (address 0x004e) ................................ ................................ ................................ ........ 16 4.8.17. gpiocfg0 (address 0x004f) ................................ ................................ ................................ ...... 16 4.8.18. gpiocfg2 (address 0x0051) ................................ ................................ ................................ ..... 16 4.8.19. amdsp0 (address 0x0062) ................................ ................................ ................................ ......... 16 4.8.20. amdsp1 (address 0x0063) ................................ ................................ ................................ ......... 17 4.8.21. amdsp7 (address 0x0069) ................................ ................................ ................................ ......... 17 4.8.22. guard0 (address 0x006f) ................................ ................................ ................................ ......... 18 4.8.23. fm1_low_chan0 (address 0x0090) ................................ ................................ ...................... 18 4.8.24. fm1_low_chan1 (address 0x0091) ................................ ................................ ...................... 18 4.8.25. fm1_chan_num0 (address 0x0092) ................................ ................................ ...................... 18 4.8.26. fm1_chan_num1 (address 0x0093) ................................ ................................ ...................... 18 4.8.27. fm2_low_chan0 (address 0x0094) ................................ ................................ ...................... 18 4.8.28. fm2_low_chan1 (address 0x0095) ................................ ................................ ...................... 19 4.8.29. fm2_chan_num0 (address 0x0096) ................................ ................................ ...................... 19 4.8.30. fm2_chan_num1 (address 0x0097) ................................ ................................ ...................... 19 4.8.31. am1_low_chan0 (address 0x0098) ................................ ................................ ...................... 19 4.8.32. am1_low_chan1 (address 0x0099) ................................ ................................ ...................... 19 4.8.33. am1_chan_num0 (address 0x009a) ................................ ................................ ...................... 19 4.8.34. am1_chan_num1 (address 0x009b) ................................ ................................ ..................... 20 4.8.35. am2_low_chan0 (address 0x009c) ................................ ................................ ...................... 20 4.8.36. am2_low_chan1 (address 0x009d) ................................ ................................ ...................... 20 4.8.37. am2_chan_num0 (address 0x009e) ................................ ................................ ...................... 20 4.8.38. am2_chan_num1 (address 0x009f) ................................ ................................ ...................... 20 4.8.39. guard2 (address 0x00a0) ................................ ................................ ................................ ........ 20 4.8.40. guard3 (address 0x00a1) ................................ ................................ ................................ ........ 21
copyright ? 20 13 , beijing kt micro, ltd . 3 kt0 932m 4.8.41. guard4 (address 0x00a2) ................................ ................................ ................................ ........ 21 4.8.42. guard5 (address 0x00a3) ................................ ................................ ................................ ........ 21 5. typical application circuit ................................ ................................ ................................ ................... 22 6. package outline ................................ ................................ ................................ ................................ ..... 23 7. order information ................................ ................................ ................................ ................................ .. 24 8. revision history ................................ ................................ ................................ ................................ .... 24 9. contact information ................................ ................................ ................................ ............................... 25
copyright ? 20 13 , beijing kt micro, ltd . 4 kt0 932m 1. electrical specification table 1 : operation condition parameter symbol operating condition min typ max units power supply a vdd relative to avss 2. 1 3 . 3 3 . 6 v ambient temperature ta - 3 0 25 70 table 2 : dc characteristics parameter symbol test/operating condition min typ max units current consumption fm mode i fm - - 30 ma am mode i am - 29 ma table 3 : fm receiver characteristics ( unless otherwise noted t a = - 3 0~ 7 0 , vdd= 2. 1 v to 3.6v ) parameter symbol test/operating condition min typ max units fm frequency range f r x 32 110 mhz sensitivity 1,2 sen (s+n)/n=26db 1.6 2 uv emf input referred 3 rd order intermodulation production 3,4 iip3 100 dbuve mf adjacent channel selectivity 7 - 100 100 ppm audio output voltage 1,2,3 32ohm load - 190 - mv rms audio band limits 1, 3 1,2,3 w ithout weighting filter 55 58 db audio thd 1, 3,5 0.3 % de - emphasis time constant de=0 75 l single - ended 32 fmod=1khz, 75us de - emphasis 2. v emf =1mv, frx=32mhz~110mhz 4. agcd=1 5. volume<4:0>=11111 7. the supported rclk frequency is not continuous. please refer to application notes.
copyright ? 20 13 , beijing kt micro, ltd . 5 kt0 932m table 4 : am receiver characteristics ( unless otherwise noted t a = - 3 0~ 7 0 , vdd= 2. 1 v to 3.6v ) parameter symbol test/operating condition min typ max units a m frequency range f r x 500 1750 khz sensitivity 1,2 sen (s+n)/n=26db 15 uvemf audio output voltage 1,2,3,4 32ohm load 190 mv rms audio s/n 1,2,3,4 55 db audio thd 1,2,4 0.3 0.6 % antenna inductance l 360 - 620 uh notes: 1. fmod=1khz 2. modulation index is 30% 3. v emf =1mv, frx =500khz~ 1750 khz 4. volume<4:0>=11111
copyright ? 20 13 , beijing kt micro, ltd . 6 kt0 932m 2. typical performance characteristics 2.1. fm characteristics test condition (ta = 27 , vdd= 3.0v, crystal=32.768khz, snr=40db, fmod=1khz, 75us de - emphasis, f=22.5khz ,without weighting filter ) test condition ( t a = 27 , vdd= 3.0v, crystal=32.768khz, fmod=1khz, 75us de - emphasis, f=22.5khz,p in =60dbuvemf, without weighting filter )
copyright ? 20 13 , beijing kt micro, ltd . 7 kt0 932m 2.2. am characteristics test condition ( t a = 27 , vdd= 3.0v, crystal=32.768khz, snr= 2 0db, fmod=1khz, am modulation index=30%,without weighting filter, ferrite antenna =420uh,distance between tx&rx antenna=60cm ) test condition ( t a = 27 , vdd= 3.0v, crystal=32.768khz, snr= 2 0db, fmod=1khz, am modulation index=30%,without weighting filter, ferrite antenna =420uh,distance between tx&rx antenna=60cm )
copyright ? 20 13 , beijing kt micro, ltd . 8 kt0 932m 3. pin list table 5 : pin list pin num pin name i/o type description 1 aminn analog i/o am rf negative input. 2 aminp analog i/o am rf positive input. 3 rfinp rf input fm rf input 4 rfgnd rf g round rf ground. 5 dvss digital g round digital ground. 6 dvdd digital power digital power supply. 7 dvss digital g round digital ground. 8 tuning digital output tuning indicator. 9 ch analog input channel adjustment 10 am_fm digital output am/fm switching control. 11 span analog input band switching control pin. 12 a out analog output a udio output. 13 avss analog ground analog ground. 14 xi/rclk analog i/o crystal . 15 xo analog i/o c rystal . 16 avdd analog power power supply figure 1 : KT0932M pin assignment (top view) 1 2 3 4 5 6 7 8 1 2 1 1 1 0 9 a m i n p d v s s a o u t d v d d d v s s t u n i n g s p a n a m _ f m x t a l p c h a m i n n a v d d k t 0 9 3 2 m 1 3 1 4 1 5 1 6 r f g n d r f i n p a v s s x t a l n
copyright ? 20 13 , beijing kt micro, ltd . 9 kt0 932m 4. function description 4.1. overview kt0932 m offers a true single - chip , full - band fm /am and versatile radio solution by minimizing the external components and offering a variety of configurations . 4.2. fm receiver the fm receiver is based on the architecture of kt micros latest generation fm receiver chip s in mass production. there are no external filters or frequency - tuning devices thanks to a proprietary digital low - if architecture consisting of a fully - integrated lna, an automatic gain control (agc), a set of high - performance adcs, high - quality analog and digital filters, and an on - chip low - noise self - tuning vco. the on - chip high - fidelity class - ab driver further eliminates the need for external audio amplifiers . 4.3. am receiver the am receiver employs a similar digital low if architecture and shares many circuits with the fm receiver. t he am receiver supports arbitrary frequency range from 500 khz to 1750 khz . t he am channel spac ing can be set to 1 khz , 9 khz or 10 khz to address application s in different regions. t he bandwidth of the channel filter can be set to 1 khz to 5 khz to suit various requirements by setting register flt_sel <2:0>. the am receiver in KT0932M can provide accurate and automatic antenna tuning without manual alignment within the frequency range of 500 khz to 1750 khz . it support s ferrite loop antenna with value between 360uh and 620uh . 4.4. operation bands kt0932 m supports wide fm band and am b and s . the fm receiver covers frequencies from 32mhz to 110mhz. the am band is from 500khz to 1750 k hz . 4.5. crystal and reference clock KT0932M integrate s a low frequency crystal oscillator that supports 32.768khz or 38 k hz crystal s . alternatively a cmos level external reference clock may be used by setting the rclk_en register to 1 and setting fpfd<19:0> according to the frequency of the reference clock. t he fpfd<19:0> is the frequency value in the unit of 1/16 hz. i n order to illumina te the usage of these bits clearly some examples are given in table 6 . table 6 : examples using different crystal or reference clock rclk_en fpfd < 19 :16> fpfd <15:0> dividerp<1 0:0> dividern<1 0:0> 32768hz crystal 0 0x08 0x0000 0x0001 0x029c 38khz crystal 0 0x09 0x4700 0x0001 0x0240
copyright ? 20 13 , beijing kt micro, ltd . 10 kt0 932m 32.768khz reference clock 1 0x08 0x0000 0x0001 0x029c 75khz reference clock 1 0x09 0x27c0 0x0002 0x0247 4.2336 mhz reference clock 1 0x07 0x5499 0x008d 0x02d9 12mhz reference clock 1 0x07 0xd000 0x0177 0x02ac 24mhz reference clock 1 0x07 0xd000 0x02ee 0x02ac 40mhz reference clock 1 0x07 0xd000 0x04e2 0x02ac 4.6. dial m ode for c hannel c ontrol KT0932M supports a unique dial mode whose application circuit is shown in figure 5 . the dial is implemented by a variable resistor with the center tap connected to the chip. KT0932M measures the ratio of two parts of the variable resistor and maps the result to channel frequency . the channel controller enters dial mode by setting register ch _pin <1:0> to b 10. the illustration circuit is shown in figure 2 . if the center tap of the variable resistor is located in the white area, the tuned channel could be exp ressed as: where is the channel step , set by register s fm 1 _ space<1:0> , fm2_space<1: 0> , am 1 _ space<1:0> and am2_space<1:0> . n chan is set by the register s fm1 _ c han _ num <11:0> , fm2_chan_num <11:0> , am1_chan_num <1 0 :0> and a m2_chan_num <1 0 :0> . f low is set by the register s fm1 _ low _ chan <11:0> , fm 2_low_chan <11:0> , am1_low_chan <10:0> and am2_low_chan <10:0> . is the number of guard channel in channel step to prevent mechanical limit of t he wheels. each bands guard number can be configured by register fm1_guard< 7 : 0>, fm2_guard<7:0>, a m 1 _guard<7:0> and am 2 _guard< 7 :0>, separately. when the center tap goes in the shaded guard area , the tuned channel stays at the uppe r or lower boun d of band. low step guard guard tune f f n n n y x x f ? ? ? ? ? ? ? ) ) 2 ( ( chan step f guard n
copyright ? 20 13 , beijing kt micro, ltd . 11 kt0 932m figure 2 : ch pin connection in dial - mode the bands can be changed by band - switch in dial - mode by setting register span_pin <1:0> to b 10. the application circuit together with recommended resistor values is shown in figure 4 . figure 4 : span pin connection in dial - mode c h k t 0 9 3 2 m a v d d . . . . . . 8 6 . 1 1 0 8 . 9 b a n d 1 2 3 0 c h a n n e l s 3 2 . 1 6 3 . 9 3 2 0 c h a n n e l s b a n d 2 3 2 . 2 6 3 . 8 1 0 8 . 8 8 6 . 2 y x . . . . . . v a r i a b l e r e s i s t o r top f ? 109 86 ? bot f guard n guard n 32 ? bot f top f ? 64 guard n guard n s p a n k t 0 9 3 2 m e e p r o m s d a r 1 r 2 r 3 r 4 r 5 1 0 k o h m 2 5 5 k o h m 8 2 k o h m 4 7 k o h m 3 0 k o h m s 1 s p a n r 1 r 2 a v d d r 5 r 3 r 4 a m 2 a m 1 f m 2 f m 1
copyright ? 20 13 , beijing kt micro, ltd . 12 kt0 932m 4.7. chip configuration a n i2c master interface is integrated in KT0932M and can be used to initialize and operate the chip together with an external eeprom ( e.g. 24lc02) . t he initialization information is written into the eeprom beforehand. w hen powered on, KT0932M will readout a ll the data stored in the eeprom and write them into internal register bank. t he mapping relationship of the register bit between KT0932M internal register bank and 24lc02 can be found in table 7. the effective device address for eeprom is from 000(a2:a0) to 110. table 7 : r egister bit s m apping r elationship between 24lc02 and KT0932M 24lc02 KT0932M address bits address bits 0x00 d7:d0 0x00 d7:d0 0x01 d7:d0 0x01 d7:d0 0x02 d7:d0 0x02 d7:d0 0x03 d7:d0 0x03 d7:d0 0x f e d7:d0 0x f e d7:d0 0x f f d7:d0 0x f f d7:d0
copyright ? 20 13 , beijing kt micro, ltd . 13 kt0 932m 4.8. register bank 4.8.1. pllcfg0 (address 0x0004) bit name access default value functional description 7:3 r eserved r 0 000_0 2:0 divider p <10:8> rw 000 pll divider p configuration. 4.8.2. pllcfg1 (address 0x0005) bit name access default value functional description 7:0 divider p <7:0> rw 0x0 1 pll divider p configuration. 4.8.3. pllcfg2 (address 0x0006) bit name access default value functional description 7:3 reserved rw 0 000_0 reserved 2:0 divider n<10:8> rw 010 pll divider n configuration. 4.8.4. pllcfg3 (address 0x0007) bit name access default value functional description 7:0 divider n<7:0> rw 0x9c pll divider n configuration. 4.8.5. sysclk_cfg0 (address 0x0008) bit name access default value functional description 7: 4 reserved rw 0000 _ 0 3:0 fpfd< 19:16 > rw 1000 phase - detection frequency. fpfd<19:0> = external xtal clock or rclk frequency / divider p 4.8.6. sysclk_cfg1 (address 0x0009) bit name access default value functional description 7:0 fpfd< 15:8 > rw 0x00 phase - detection frequency. fpfd< 19:0> = external xtal clock or rclk frequency / divider p 4.8.7. sysclk_cfg2 (address 0x000a) bit name access default value functional description 7:0 fpfd< 7:0 > rw 0 x00 phase - detection frequency. fpfd<19:0> = external xtal clock or rclk frequency / divider p 4.8.8. xtalcfg (address 0x000d) bit name access default value functional description 7 :5 reserved rw 110 4 rclk_en rw 0 reference clock enable.
copyright ? 20 13 , beijing kt micro, ltd . 14 kt0 932m bit name access default value functional description 0 = crystal 1 = external reference clock. 3:0 reserved rw 0011 4.8.9. rxcfg1 (address 0x000f) bit name access default value functional description 7: 5 reserved r 000 4:0 volume<4:0> rw 1_1111 v olume control bits: 11111 = 0db 11110 = - 2db/ 11101 = - 4db 00010 = - 58db 00001 = - 60db 00000 = mute 4.8.10. bandcfg0 (address 0x0016) bit name access default value functional description 7 span_mode rw 1 span control mode selection 0 = am/fm switching controlled by am_fm pin 1 = am/fm switching controlled by span p in not controlled by am_fm pad or am_fm register 6:0 reserved rw 000 _ 1010 4.8.11. bandcfg2 (address 0x0018) bit name access default value functional description 7:6 fm2_space<1:0> rw 01 fm band 2 space selection. b00 = 200 khz (usa, europe) b01 = 100khz (europe, japan) b10 = 50khz b11 = 50khz 5:4 fm1_space<1:0> rw 01 fm band 1 space selection. b00 = 200 khz (usa, europe) b01 = 100khz (europe, japan) b10 = 50khz b11 = 50khz 3:2 am2_space<1:0> rw 10 a m band 2 space selection. b00 = 1khz b01 = 9khz b10 = 10khz b11 = 10khz 1:0 am1_space<1:0> rw 01 a m band 1 space selection. b00 = 1khz b01 = 9khz b10 = 10khz b11 = 10khz
copyright ? 20 13 , beijing kt micro, ltd . 15 kt0 932m 4.8.12. soundcfg (address 0x0028) bit name access default value functional description 7:6 r eserved r 00 5:4 bass<1:0> rw 00 bass boost effect mode selection 00 = b ypass 01 = 9.4 db@70hz 10 = 13.3db@70hz 11 = 18.2db@70hz 3:0 r eserved rw 1101 4.8.13. dspcfg0 (address 0x002a) bit name access default value functional description 7 reserved rw 1 6:4 fm _gain<2:0> rw 000 audio gain for fm audio processor. 000 = 0db 001 = 3.5db 010 = 6db 011 = 9.5db 100 = - 2.5db 101 = - 3.66db 110 = - 6db 111 = - 8.5db 3 reserved rw 0000 4.8.14. dspcfg1 (address 0x002b) bit name access default value functional description 7 :4 reserved rw 00 0 3 de rw 0 de - emphasis 0 =75us. used in usa. 1=50us. used in europe, australia, japan. 2:0 reserved rw 00 0 4.8.15. dspcfg6 (address 0x0030) bit name access default value functional description 7 reserved rw 101 4:0 fm_rssi_bias< 4 :0 > rw 0_0000 fm rssi offset . 10000 = - 16db 10001 = - 15db 11110 = - 2db 11111 = - 1db 00000 = 0db 00001 = 1db 01111 = 15db
copyright ? 20 13 , beijing kt micro, ltd . 16 kt0 932m 4.8.16. anacfg (address 0x004e) bit name access default value functional description 7 :6 r eserved rw 0 0 5:4 depop _t c <1:0> rw 00 de - pop time constant . 00 = 250ms 01 = 500ms 10 = 750ms 11 = 1s 3 r eserved rw 0 2:0 audv_dclvl <2: 0> rw 101 audio output common voltage: 000 = 0.85v 001 = 0.91v 010 = 1.05v 011 = 1.15v 100 = 1.20v 101 = 1.35v 110 = 1.50v 111 = 1.60v 4.8.17. gpiocfg0 (address 0x004f) bit name access default value functional description 7 reserved rw 1 6:4 am_fm_pin <2:0> rw 0 10 am_fm pin function control 000 = reserved 00 1 = k ey controlled am/fm selection input 010 = s witch controlled am/fm selection input 011 = am_fm o utput 1 . 100 = am_fm o utput 0 . 3: 0 reserved r 00 00 4.8.18. gpiocfg2 (address 0x0051) bit name access default value functional description 7:6 reserved rw b00 5:4 span _pin <1:0> rw b10 span pin function control 00 = reserved 01 = reserved 10= dial control bands selection input 11 = reserved 3:2 r eserved rw b 00 1:0 ch_pin <1:0> rw b10 ch pin function control 00 = high z 01 = reserved 10 = dial controlled channel increase / decrease input 11 = reserved 4.8.19. amdsp0 (address 0x0062) bit name access default value functional description 7:4 am_gain<3:0> rw 0110 audio gain for am audio processor.
copyright ? 20 13 , beijing kt micro, ltd . 17 kt0 932m bit name access default value functional description 0000 = 6db 0001 = 3db 0010 = 0db 0011 = - 3db 0100 = - 6db 0101 = - 9db 0110 = - 12db 0111 = - 15db 1000 = - 18db 3 r eserved r 0 2:0 flt_sel<2:0> rw 001 am channel fi l t er bandwidth selection: 0 00 = 1.2khz 001 = 2.4khz 010 = 3.6 khz 011 = 4.8 khz 100 = 6.0 khz 4.8.20. amdsp1 (address 0x0063) bit name access default value functional description 7: 5 reserved r 000 4:0 am_rssi_bias<4 :0> rw 0_0000 a m rssi offset . 10000 = - 16db 10001 = - 15db 11110 = - 2db 11111 = - 1db 00000 = 0db 00001 = 1db 01111 = 15db 4.8.21. amdsp7 (address 0x0069) bit name access default value functional description 7 :4 reserved rw 1000 3:0 am_volume<3: 0> rw 1110 am volume control bits: 4b1111 = 0db 4b1110 = - 0.5db 4b1101 = - 1.0db 4b1100 = - 1.5db 4b1011 = - 2.0db 4b1010 = - 2.5db 4b1001 = - 3.0db 4b1000 = - 3.5db 4b0111 = - 4.0db 4b0110 = - 4.5db 4b0101 = - 5.0db 4b0100 = - 5.5db 4b0011 = - 6.0db 4b0010 = - 6.5db 4b0001 = - 7.0db 4b0000 = - 7.5db
copyright ? 20 13 , beijing kt micro, ltd . 18 kt0 932m 4.8.22. guard0 (address 0x006f) bit name access default value functional description 7:4 reserved r 0000 3:0 span_guard<3: 0> rw 0010 span guard range in dial mode. 4.8.23. fm1_low_chan0 (address 0x0090) bit name access default value functional description 7:4 reserved r 0000 3:0 fm1_low_chan <11:8> rw 0110 low edge frequency of fm1 band with 50 khz per lsb and default is 86m hz (0x06b8) . i t should be a value between 32mh z (0x 280 ) and 1 1 0 mh z (0x 898 ). 4.8.24. fm1_low_chan1 (address 0x0091) bit name access default value functional description 7:0 fm1_low_chan <7:0> rw 0x b 8 low edge frequency of fm1 band with 50 khz per lsb and default is 86m hz (0x06b8) . i t should be a value between 32mh z (0x 280 ) and 1 1 0 mh z (0x 898 ). 4.8.25. fm1_chan_num0 (address 0x0092) bit name access default value functional description 7:4 reserved r 0000 3:0 fm1_chan _nu m <11:8> rw 0000 channel number of fm1 band and the channel number is fm1_chan_num<11:0> + 1. i f fm1_chan_num<11:0> is set to 0, only one channel is defined. 4.8.26. fm1_chan_num1 (address 0x0093) bit name access default value functional description 7:0 fm1_chan _nu m <7:0> rw 0xe6 channel number of fm1 band and the channel number is fm1_chan_num<11:0> + 1. i f fm1_chan_num<11:0> is set to 0, only one channel is defined. 4.8.27. fm2_low_chan0 (address 0x0094) bit name access default value functional description 7:4 reserved r b0000 3:0 fm2_low_chan <11:8> rw b0101 low edge frequency of fm2 band with 50 khz per lsb and default is 64m hz (0x0500) . i t should be a value between 32mh z (0x 280 ) and 1 1 0 mh z (0x 898 ).
copyright ? 20 13 , beijing kt micro, ltd . 19 kt0 932m 4.8.28. fm2_low_chan1 (address 0x0095) bit name access default value functional description 7:0 fm2_low_chan <7:0> rw 0 low edge frequency of fm2 band with 50 khz per lsb and default is 64m hz (0x0500) . i t should be a value between 32mh z (0x 280 ) and 1 1 0 mh z (0x 898 ) . 4.8.29. fm2_chan_num0 (address 0x0096) bit name access default value functional description 7:4 reserved r b0000 3:0 fm2_chan _nu m <11:8> rw b0001 channel number of fm 2 band and the channel number is fm 2 _chan_num<11:0> + 1. i f fm 2 _chan_num<11:0> is set to 0, only one channel is defined. 4.8.30. fm2_chan_num1 (address 0x0097) bit name access default value functional description 7:0 fm2_chan _nu m <7:0> rw 0x0e channel number of fm 2 band and the channel number is fm 2 _chan_num<11:0> + 1. i f fm 2 _chan_num<11:0> is set to 0, only one channel is defined. 4.8.31. am1_low_chan0 (address 0x0098) bit name access default value functional description 7 :3 reserved r 0 2 :0 am1_low_cha n<1 0 :8> rw 0 01 low edge frequency of a m 1 band with 1 khz per lsb and default is 504k hz (0x01f8) . i t should be a value between 500khz (0x 1f4) and 1750khz (0x6d6) 4.8.32. am1_low_chan1 (address 0x0099) bit name access default value functional description 7:0 am1_low_cha n<7:0> rw 0xf8 low edge frequency of a m 1 band with 1 khz per lsb and default is 504k hz (0x01f8) . i t should be a value between 500khz (0x1f4) and 1750khz (0x6d6) 4.8.33. am1_chan_num0 (address 0x009a) bit name access default value functional description 7: 3 reserved r b0000 0 2 :0 am1_chan_nu m<1 0 :8> rw 000 channel number of a m 1 band and the channel number is a m 1 _chan_num<1 0 :0> + 1. i f
copyright ? 20 13 , beijing kt micro, ltd . 20 kt0 932m bit name access default value functional description a m1_chan_num<1 0 :0> is set to 0, only one channel is defined. 4.8.34. am1_chan_num1 (address 0x009b) bit name access default value functional description 7:0 am1_chan_nu m<7:0> rw 0x86 channel number of a m 1 band and the channel number is a m 1 _chan_num<1 0 :0> + 1. i f a m1_chan_num<1 0 :0> is set to 0, only one channel is defined. 4.8.35. am2_low_chan0 (address 0x009c) bit name access default value functional description 7: 3 reserved r b000 2 :0 am2_low_cha n<1 0 :8> rw b001 low edge frequency of a m 2 band with 1 khz per lsb and default is 500k hz (0x01f4) . i t should be a value between 500khz (0x1f4) and 1750khz (0x6d6) 4.8.36. am2_low_chan1 (address 0x009d) bit name access default value functional description 7:0 am2_low_cha n<7:0> rw 0x f 4 low edge frequency of a m 2 band with 1 khz per lsb and default is 500k hz (0x01f4) . i t should be a value between 500khz (0x1f4) and 1750khz (0x6d6) 4.8.37. am2_chan_num0 (address 0x009e) bit name access default value functional description 7: 3 reserved r 0 0000 2 :0 am2_chan_nu m<1 0 :8> rw 0 00 channel number of a m 2 band and the channel number is a m 2 _chan_num<1 0 :0> + 1. i f a m 2 _chan_num<1 0 :0> is set to 0, only one channel is defined. 4.8.38. am2_chan_num1 (address 0x009f) bit name access default value functional description 7:0 am2_chan_nu m<7:0> rw 0x7d channel number of a m 2 band and the channel number is a m 2 _chan_num<1 0 :0> + 1. i f a m 2 _chan_num<1 0 :0> is set to 0, only one channel is defined. 4.8.39. guard2 (address 0x00a0) bit name access default value functional description
copyright ? 20 13 , beijing kt micro, ltd . 21 kt0 932m bit name access default value functional description 7:0 fm1_guard<7:0 > rw 0x17 f m 1 guard range in dial mode. 4.8.40. guard3 (address 0x00a1) bit name access default value functional description 7:0 fm2_guard<7:0 > rw 0x1b f m 2 guard range in dial mode. 4.8.41. guard4 (address 0x00a2) bit name access default value functional description 7:0 am1_guard< 7: 0> rw 0x78 a m 1 guard range in dial mode. 4.8.42. guard5 (address 0x00a3) bit name access default value functional description 7:0 am2_guard<7: 0> rw 0x78 a m 2 guard range in dial mode.
copyright ? 20 13 , beijing kt micro, ltd . 22 kt0 932m 5. t ypical application circuit figure 5 : t ypical a pplication c ircuits for d ial m ode components description value c2, c 6 ,c 7 supply decoupling capacitor . 0.1uf c3, c 5 supply decoupling capacitor . 10uf c 8 ac coupling capacitor. 125uf c 1 , c 4 crystal oscillator capacitor. 24pf d1 tuning indicator light. led d2 fm indicator light. led d3 stereo indicator light. led e1 fm ferrite antenna. e2 am ferrite antenna. 420uh fb1 ,fb2 ferrite bead. 221@100mhz j1 phone jack r1, r 2 , r 7 resistor. 10kohm r 3 resistor network for band switch. 30kohm r 4 resistor network for band switch. 47kohm r 5 resistor network for band switch. 82kohm r 6 resistor network for band switch. 255kohm rv1 variable resistor. 10kohm sw1 band switch. single - pole/multiple - throw switch . u 2 eeprom for chip configuration. at24c02 u 3 am/fm receiver KT0932M y1 crystal. 32.768khz
copyright ? 20 13 , beijing kt micro, ltd . 23 kt0 932m 6. package outline symbol millimeter min nom max a - - 1.75 a1 0.10 - 0.225 a2 1.30 1.40 1.50 a3 0.50 0.60 0.70 b 0.24 - 0.30 b1 0.23 0.254 0.28 c 0.20 - 0.25 c1 0.19 0.20 0.21 d 4.80 4.90 5.00 e 5.80 6.00 6.20 e1 3.80 - 4.00 e 0.635bsc h 0.25 - 0.50 l 0.50 0.65 0.80 l1 1.05bsc o
copyright ? 20 13 , beijing kt micro, ltd . 24 kt0 932m 7. o rder information part number description package m p q KT0932M 3 r d generation m onolithic digital am/ fm receiver ssop 16 l (0. 6 35 - d1. 4 ) , pb free 2 5 00 pcs 8. revision history v 1.0 first release.
copyright ? 20 13 , beijing kt micro, ltd . 25 kt0 932m 9. contact information beijing kt micro, ltd. beiwu new technology park, building #4, 23 beiwucun road, haidian district, beijing, china zip code: 100195 tel: +86 - 10 - 88891955 +86 - 10 - 88891947(direct) fax: +86 - 10 - 88891977 email: sales@ktmicro.com beijing kt micro, ltd. (us office) 999 corporate drive, suite 170 ladera ranch, ca 92694 usa tel: 949 - 713 - 4000 fax: 949 - 713 - 4004 email: sales@ktmicro.com


▲Up To Search▲   

 
Price & Availability of KT0932M

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X